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Abstract. In this paper, a design of 3-stacked GaN high-
electron-mobility transistor radio-frequency power amplifier
employing an independently biased technique is presented to
meet stringent requirements of next-generation wireless com-
munication systems. The ability of independently adjusting
operation conditions for each transistor of the proposed am-
plifiermakes it possible to operate not only for high efficiency,
high linearity but also for both improved efficiency and lin-
earity. Efficiency can be optimized through varying drain
bias voltages. Linearity, however, can be optimized indepen-
dently through varying gate bias voltages. Importantly, both
efficiency and linearity can be optimized simultaneously by
making a compromise between drain and gate bias voltages.
In contrast to conventional methods, the proposed config-
uration still ensures a compact size for design of the power
amplifier. This can be feasible because the proposed solution
is introduced in the device level using a MMIC technology.
These superior advantages make the proposed PA a promis-
ing candidate for using in transceiver of the next-generation
wireless communications systems.
Keywords
Power amplifier, GaN HEMT, independently biased,
IMD3, linearity, efficiency
1. Introduction
Next-generation wireless communication systems such
as fifth generation (5G) [1], [2] always require power ampli-
fier (PA) of the transceiver to meet various stringent critical
standards. Among them, efficiency and linearity are the
most important parameters [3–5]. These two parameters are
in contradiction because in order to deliver high efficiency
the PA needs to operate in the saturated region leading to
poor linearity. On the other hand, the PA needs to operate
in linear region to remain its linearity at the cost of reduced
efficiency. In order to surmount this inherent drawback, var-
ious state of the art solutions have been proposed including
Doherty, envelope tracking and digital pre-distortion (DPD)
techniques.
Doherty amplifier [6–8] improves linearity by using
a back-off technique to move operation condition to the linear
region at the cost of reduced output power and efficiency. The
reduced efficiency at the linear region in the Doherty can be
improved by using the envelope tracking technique [9–11].
This technique is implemented by employing an adaptive
bias control for the saturated PA. Whenever the input power
of a non-constant envelope modulation signal with high is
pulled to the linear region, a control signal will be sent to
the programmable power supply of the PA to change its op-
eration condition. Thanks to this method, peak efficiency
of the PA is shifted to the linear region whenever the input
power drops, owing to the change of the operation condi-
tion. However, the main disadvantage of this technique is
that it is relatively hard to keep synchronization between
the digital line and the RF line. This becomes more seri-
ous when PA operates at higher frequencies. Moreover, this
technique requires several hardware components leading to
higher power consumption and thus increasing complexity
of the circuit. Another recent solution to improve linearity
of the PA is using the DPD technique [12–14]. This tech-
nique uses a pre-distorter to produce amplitude distortion
(AM-AM) and phase distortion (AM-PM) which are inverse
of that of the PA. By using such a technique, both amplitude
and phase distortions of the PA can be completely or partly
compensated. Although existing PAs employing DPD can
offer very high linearity performance, efficiency of these PAs
is difficult to optimize or improve. This makes these PAs to
operate at low efficiency. In this paper, a novel approach is
introduced to simultaneously improve efficiency and linear-
ity of the PA for efficiently using in next-generation wireless
communication systems. The proposed approach can be used
to not only improve both efficiency and linearity but also en-
sure low-complexity and compactness. The approach focuses
on the solution at the device level instead of at the system
and circuit levels as the mentioned methods. This helps to
reduce both complexity of the system and the circuit size.
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Fig. 1. Proposed 3-stacked GaN HEMT structure.
So far, various existing stacked-type device configu-
rations have been proposed to improve performance of the
PA including Darlington [15], [16], cascode [17], [18] and
hybrid [19] configurations.
The Darlington configuration can handle very high cur-
rent capability that is highly suitable for power amplifier
design. The cascode configuration, however, can offer vari-
ous advantages such as wide bandwidth and high gain. The
hybrid configuration which combines a bipolar junction tran-
sistor (BJT) and a field effect transistor (FET) can offer low
output impedance and lowDCpower consumption. Although
these configurations have been proved to deliver excelent
advantages, they still exhibit inherent drawbacks for high-
frequency power amplifier design. One of the most critical
drawbacks of these configurations is that they are not able to
independently adjust bias condition of each transistor in the
configuration. This reduces degrees of freedom when opti-
mizing performance improvement. Recently, independently
biased InGaP/GaAs HBT cascode [20] and independently
biased 3-stacked InGaP/GaAs Heterojunction bipolar tran-
sistor (HBT) [21] configurations have been introduced for
PA design for modern wireless communication systems.
Theses proposed configurations can offer the ability of
independent control of bias condition. Nevertheless, they
still exhibit low output power due to low power capability of
bipolar transistors.
In addition to these configurations, an indepen-
dently biased 3-stacked GaN high-electron-mobility transis-
tor (HEMT) has been introduced in [22]. However, this
structure was just in the form of a bare chip and the inves-
tigated results were performed at the chip level but not the
circuit level. In this paper we practically implement a de-
sign of a PA based on the independently biased technique for
a 3-stack GaN HEMT structure as presented in [22]. The
structure is described in Fig. 1. Three GaN HEMT devices
are connected to each other in a cascode-type topology. In
addition to the conventional bias terminals including gate
bias and drain bias, two additional bias terminals are inserted
to two floating points between the first and the second tran-
sistors and between the second and the third transistors.
Owing to this approach, bias condition of each tran-
sistor in the proposed configuration can be independently
controlled. An investigation on how such an independently
biased approach in the 3-stacked GaN HEMT configuration
can improve both efficiency and linearity is carried out. After
careful investigations for performance improvement regard-
ing the change of individual bias voltages of each transistor,
an optimum operation condition can be realized. This means,
the proposed structure can deliver optimum performance for
efficiency or linearity or both of them just by adjusting bias
condition of each transistor. This clearly exhibits superior
advantages over existing traditional methods.
The rest of the paper is organized as follow: Section 2
describes in details the PA implemented on the proposed
configuration. Investigation of efficiency and linearity per-
formance of the PA is performed in Sec. 3 and Sec. 4, respec-
tively. After that Section 5 presents experimental validation.
Finally, Section 6 concludes the paper.
2. Descriptions of the PA
2.1 3-stacked GaN HEMT MMIC Chip
Schematic of the 3-stacked GaN HEMT configuration
is illustrated in Fig. 2. In practice, the 3-stacked GaN HEMT
structure is implemented using a MMIC (Monolithic Mi-
crowave Integrated Circuit) technology from WIN Semicon-
ductor Corp. foundry service [23]. The process design kit
(PDK) of the service includes following information: metal
thickness = 4 μm, substrate thickness = 100 μm.
The schematic and MMIC layout of this structure are
described in Fig. 1. As can be seen in the figure showing the
MMIC layout, two RF-bypass capacitors are realized using
a metal-insulator-metal (MIM) technology while input and
output terminals are ground-signal-ground (GSG) connec-
tions for chip evaluation using GSG probes. Interconnects
inside the MMIC chip are made using metallic transmission
lines. Three GaN HEMTs have the same size of 0.25 μm
× 0.75 μm × 4 fingers. The total size of the MMIC chip is
674 μm × 1025 μm.
Fig. 2. MMIC layout of the proposed configuration:
a) Schematic; b) MMIC layout.
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2.2 Power Amplifier Schematic
Figure 3 shows descriptions of the proposed amplifier
which is implemented using the 3-stacked GaNHEMT topol-
ogy as an active device. The MMIC chip is connected to the
external components including off-chip input/output match-
ing networks and biasing lines via gold bonding wires (BW)
with a diameter of 30 μm. Input matching network (IMN)
and output matching network (OMN) are implemented using
off-chip lumped components from Murata libraries [24].
Values of the IMN components are:
𝐿1 : LQW18AN4N3C00 (4.3 nH), 𝐶1 :
GRM1555C1HR90WA01 (0.9 pF) and values of the OMN
components are: 𝐿2 : LQW18AN12NG00 (12 nH), 𝐶2 :
GRM1555C1HR30WA01 (0.3 pF). Gate bias of the first
transistor and drain bias of the third transistor are imple-
mented using Bias-Tees incorporating a RF choke inductor
and a block capacitor 𝐶b. In addition, drain bias lines of
the first and the second transistors are implemented using
two quarter wavelength transmission lines. Here, it is noted
that the IMN and OMN are designed to match source and
load impedances of the MMIC chip to 50 Ω system at the
fundamental frequency only without using any harmonic
termination elements. This is why the IMN and OMN just
include a combination of an inductor and a capacitor as
indicated in the figure.
Fig. 3. PA schematic.
Fig. 4. Simulated and measured drain currents of the proposed
configuration.
Optimum fundamental source and load impedances for
efficiency are found by using a simulated load/source pull
method based on non-linear models of GaN HEMT pro-
vided by WIN Semiconductor Corp. in Keysight ADS
2016 simulator. These values are: 𝑍S = 79.3 + j138.6 Ω,
𝑍L = 134.7 + j174.1 Ω where 𝑍S and 𝑍L are the optimum
source and load impedances, respectively.
3. Efficiency Evaluation
It is expected that efficiency of the PA can be improved
by adjusting two added bias terminals functioned as two drain
bias voltages of the first and second transistors 𝑉d1 and 𝑉d2.
This is because when adjusting these bias voltages, there is
a re-contribution of quiescent drain currents among transis-
tors leading to a re-contribution of DC power consumption.
In other words, there should be an inverse quiescent drain
current flowing to the bias terminal when changing bias volt-
ages leading to lower DC power consumption. Consequently,
efficiency is enhanced. This is validated by looking at Fig. 4
which shows the simulated and measured of drain currents
flowing inside the configuration. Here, 𝐼D1, 𝐼D2 and 𝐼D de-
note drain currents of the first, second and third transistor,
respectively. It can be clearly seen that, 𝐼D2 has a minus
sign when input power varies. This indicates that there is an
inverse drain current in the second transistor as expected.
3.1 𝑉d1 Variation
The most important feature of the proposed amplifier is
the high degree of freedom in bias adjustment for each tran-
sistor leading to the PA performance improvement. In the
proposed circuit topology as indicated in Fig. 1, two added
bias terminals have been included in order to bias the drain
terminals of the first (𝑉d1) and the second (𝑉d2) transistors.
This means, by appropriately controlling these bias values
(𝑉d1 and 𝑉d2), efficiency expressed in terms of power added
efficiency (PAE) and output power can be significantly im-
proved.
Fig. 5. DC power of the conventional and proposed 3-stacked PA
vs. input power with variation of 𝑉d1. The black curve
represents DC power of the conventional configuration.
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Fig. 6. Maximum PAE and Pout as a function of varied 𝑉d1.
Performance comparison with a conventional structure is
also shown.
Firstly, the variation of 𝑉d1 will be investigated. One
of the main contributions of this independent bias control is
to re-contribute the DC power consumption of the PA. This
helps to increase efficiency while still ensure sufficient output
power. This re-contribution of the DC power can be seen in
Fig. 5. Decreasing 𝑉d1 while keeping 𝑉d2 and 𝑉d unchanged
results in lower DC power at high input power region. This
means that maximum efficiency (PAE) can be enhanced as
the maximum PAE occurs at the high input power region. On
the other hand, a conventional 3-stacked configuration which
has a similar topology with the proposed 3-stacked one as in-
dicated in Fig. 1 but without using two added bias terminals is
not able to make this re-contribution of the DC power. Here,
it is noted that all three transistors of the proposed configura-
tion are biased in a class-AB. All three gate bias voltages are
set to −2.7 V and the third drain bias voltage (𝑉d3) is kept at
a constant value of 27.5 V. Similar bias conditions are made
for both the conventional and proposed configurations in or-
der to make a logical comparison between them. The effect
of DC power reduction with respect to the change of 𝑉d1 on
PA performance can be clearly seen in Fig. 6. As can be seen
in the figure, when 𝑉d1 varies from 3.0 V to 7.0 V, both PAE
and Pout can be significantly changed. When 𝑉d1 increases,
PAEmax can be higher than that of the conventional one while
Poutmax can still remain the same level as the conventional
one. To make a superior trade-off between efficiency and
output power compared with that of the conventional one,
𝑉d1 should be set to 5.5 V.
3.2 𝑉d2 Variation
After setting 𝑉d1, 𝑉d2 then will be considered for effi-
ciency improvement. Figure 7 illustrates the effect of 𝑉d2
on the DC power re-contribution inside the PA. It once gain
can be seen that decreasing 𝑉d1 while keeping 𝑉d1 and 𝑉d
results in lower DC power at high input power region. This
re-contribution of DC power also helps to increase PAE at
the cost of low output power. The dependence of maximum
PAE and maximum Pout of the conventional and proposed
3-stacked GaN HEMT configurations with variation of𝑉d2 is
shown in Fig. 8. In this figure 𝑉d1 is kept constant at 5.5 V.
Fig. 7. DC power of the conventional and proposed 3-stacked PA
vs. input power with variation of 𝑉d2. The black curve
represents DC power of the conventional configuration.
Figure 8. Maximum PAE and Pout as a function of varied 𝑉d2.
Performance comparison with a conventional structure
is also shown.
The figure shows that when 𝑉d2 varies from 1 to 5 V,
maximum PAE first increases and reaches maximum values
at the middle region and drop at high 𝑉d2 while maximum
Pout increases with the increasing 𝑉d2. This implies that to
remain sufficient output power without degradation of effi-
ciency over the conventional one, 𝑉d2 should be chosen at
4.0 V.
4. Linearity Evaluation
If 𝑉d1 and 𝑉d2 are the main factors for efficiency im-
provement because of the re-contribution of DC power, gate
bias voltages 𝑉g1, 𝑉g2 and 𝑉g3 are critical factors for linear-
ity improvement. This is due to the fact that gate voltages
control the non-linearity of each transistor transconductance.
Hence, by adjusting gate bias voltages, linearity of the pro-
posed PA can be enhanced along with the efficiency improve-
ment. Here, linearity performance of the PA is evaluated in
terms of the third-order intermodulation distortion (IMD3)
with 4 MHz spacing channel.
4.1 𝑉g1 Variation
Figure 9 indicates the dependence of IMD3 on the varia-
tion of𝑉g1. As can be seen,𝑉g1 has a significant contribution
Fig. 8.          V  
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to the IMD3 improvement in the low power region. In addi-
tion, the "sweet point" in the IMD3 curve can also be tuned
by changing 𝑉g1. This fact is easy to understand as the first
transistor plays a critical role in linearity of the PA.
4.2 𝑉g2 Variation
The dependence of IMD3 on the variation of 𝑉g2 is
shown in Fig. 10. As expected, 𝑉g2 has a less contribution
to the IMD3 compared with 𝑉g1. It also has a slight effect
on IMD3 at low power region when adjusting at high values.
This is because when setting the𝑉g2 at high values, operation
point of the transistors shifts to the linear region regarding
the transfer characteristic. However, this may lead to lower
efficiency due to the high quiescent drain current.
4.3 𝑉g3 Variation
The dependence of IMD3 on the variation of 𝑉g3 is
described in Fig. 11. As clearly seen that 𝑉g3 has nearly no
contribution to IMD3 improvement. It has a very slight effect
on IMD3 in the power region close to "sweet point". This
has been pointed out previously,𝑉g1 and𝑉g2 are the dominant
factors for IMD3 improvement compared to the 𝑉g3.
In summary, from the above discussions, it can be con-
cluded that efficiency of the PA can be tuned by adjusting
𝑉d1 and 𝑉d2 whereas its linearity can be tuned by adjusting
𝑉g1 and 𝑉g2. These gate and drain bias voltages can be tuned
independently in practice thanks to the proposed approach.
Fig. 9. Investigation of IMD3 with variation of 𝑉g1.
Fig. 10. Investigation of IMD3 with variation of 𝑉g2.
Fig. 11. Investigation of IMD3 with variation of 𝑉g3.
This means the PA can operate for high efficiency, high
linearity or both optimized efficiency and linearity.
5. Experiment
5.1 PA Prototype
After considering optimum bias conditions for the pro-
posed PA, a prototype of the PA has been fabricated as indi-
cated in Fig. 12. The external Bias-Tees for biasing the gate
of the first transistor and the drain of the third transistor are
not shown in the figure. Female and male SMA connectors
function as the input and output ports, respectively.
The prototype was fabricated on a Megtron6 substrate
from Panasonic with following parameters: dielectric con-
stant = 3.7, substrate thickness = 0.75 mm, dissipation factor
= 0.002 and copper thickness = 35 μm. In the measure-
ment of the PA prototype, bias condition of each transistor
which are determined from the previous section are used.
The bias conditions for the proposed configuration are as
follow: 𝑉g = −2.8 V, 𝑉d1 = 5.5 V, 𝑉d2 = 4.0 V, 𝑉d = 17.5
V while the bias conditions for the conventional one are
as follow: 𝑉g = −2.8 V, 𝑉d = 27 V which is equivalent to
𝑉d1 + 𝑉d2 + 𝑉d3.
Fig. 12. Fabricated PA prototype.
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5.2 Experimental Setup
The experimental setup for large-signal (efficiency)
measurement of the PA prototype is described in Fig. 13.
A microwave signal generator (SG) is employed to input RF
signal to the PA at an operation frequency 1.6 GHz. Two
Bias-Tee symbols are clearly visible in the figure. Two RF
directional couplers are used to split the input and output RF
signals for measurement of the input and output power.
Power measurement is made by using power sensors
combined with a power meter. All components for power
measurement are carefully calibrated prior to make actual
measurements. A spectrum analyzer (SA) is employed to
check the output spectrum as well as to verify if the PA is un-
intentionally oscillated during the large-signal measurement.
For IMD3 measurement with two-tone signal, another SG
will be used at the input, two signals are combined through
a power combiner before inputting to the PA. Output spec-
trum will be displayed on the SA.
5.3 Measured Results
Efficiency mode In the efficiency mode or high effi-
ciency mode, the PA will be tuned through adjusting 𝑉d1 and
𝑉d2 while keeping 𝑉g1 and 𝑉g2 at high values. This mode
helps the PA to deliver high efficiency but low linearity. The
measured input-output performance including PAE, output
power and gain are shown in Fig. 14 which shows the mea-
sured and simulated PAE, Pout and gain of the designed PA.
The PA is practically biased for optimized efficiency which
is found from the previous sections as follow: 𝑉g = −2.8 V,
𝑉d1 = 5.5 V, 𝑉d2 = 4.0 V, 𝑉d = 17.5 V. As can be seen in the
figure, measured results agree well with the simulated one.
This implies that the simulations predict well performance of
the proposed 3-stacked Gan HEMT PA.
There are some discrepancies between simulation and
measurements which are possibly caused by losses in the PA
assembly procedure, in realistic lumped components and in-
accuracy of MMIC chip model. Figure 15 shows the simul-
taneous efficiency and IMD3 as a function of output power.
It clearly can be seen that at the efficiency mode, although
efficiency can be high, linearity of the PA becomes very poor.
IMD3 level is just −5 dBc when PAE reaches 20 %.
Fig. 13. Experimental setup.
Fig. 14. Measured and simulated input-output characteristics.
Fig. 15. Measured IMD3 and efficiency of the PA in saturated
mode.
Fig. 16. Measured IMD3 and efficiency of the PA in linearity
mode.
fficie c   
In the efficiency mode or high efficiency mode, the PA 
will be tuned through adjusting Vd1 and Vd2 while keeping 
Vg1 and Vg2 at high values. This mode helps the PA to deliver 
high efficiency but low linearity. The measured input-output 
performance including PAE, output power and gain are 
shown in Fig. 14 which shows the measured and simulated 
PAE, Pout and gain of the designed PA. The PA is practi-
cally biased for optimized efficiency which is found from 
the previous sections as follow: Vg = −2.8 V, Vd1 = 5.5 V, 
Vd2 = 4.0 V, Vd = 17.5 V. As can be seen in the figure, mea-
sured results agree well with the simulated one. This im-
plies that the simulations predict well performance of the 
proposed 3-stacked Gan HEMT PA.
There are some discrepancies between simulation and 
measurements which are possibly caused by losses in the PA 
assembly procedure, in realistic lumped components and in-
accuracy of MMIC chip model. Figure 15 shows the simul-
taneous efficiency and IMD3 as a function of output power. 
It clearly can be seen that at the efficiency mode, although 
efficiency can be high, linearity of the PA becomes very poor. 
IMD3 level is just −5 dBc when PAE reaches 20 %.
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Fig. 17. Measured IMD3 and efficiency of the PA in optimum
mode.
Linearity mode
In the linearity mode for high linearity, the PA will be
tuned through adjusting𝑉g. Thismode helps the PA to deliver
higher linearity than the efficiency mode. This is illustrated
in Fig. 16 which shows the measured efficiency and IMD3 at
𝑉g = −2.8 V and𝑉g = −2.6 V. It can be seen in the figure that
when tuning 𝑉g = −2.8 V to 𝑉g = −2.6 V, linearity of the PA
can be improved without degrading efficiency. This means
both efficiency and linearity of the PA can be simultaneously
and independently improved.
Optimum mode
In the optimum mode, both gate bias voltage 𝑉g and
drain bias voltage 𝑉d is adjusted independently to simulta-
neously improve efficiency and linearity of the PA. In this
mode, 𝑉g is tuned to a lower value of −2.4 V to obtain high
linearity while𝑉d3 is slightly tuned to 14 V instead of 17.5 V
as indicated in previous investigations. The important point
here is not only the𝑉d1 and𝑉d2 are tuned but also𝑉d3 without
affecting linearity performance. This is shown in Fig. 17
where measured IMD3 and efficiency of the PA in the op-
timum mode. The figure indicates that both linearity and
efficiency of the PA can be both improved compared to that
in the efficiency and linearity modes. PAE can reach 21% at
an IMD3 level of −25 dBc.
6. Conclusion
An independently biased 3-stack GaN HEMT power
amplifier is presented in this paper. The PA aims at design-
ing for using in the next-generation wireless communication
systems. By employing the independently biased method,
operation condition of each transistor can be tuned indepen-
dently leading to high degree of freedom in improving PA
performance. By adjusting gate bias voltages 𝑉g, linearity of
the PA can be improved while tuning the drain bias voltages
𝑉d, efficiency of the PA can be improved. This brings three
promising modes of operation for the designed PA, that are
efficiency, linearity and optimum modes. By appropriately
adjusting both𝑉g and𝑉d, not only efficiency but also linearity
of the PA can be simultaneously improved. Additionally, the
proposed amplifier can be implemented in a compact size
because the solution is given in the device level using the
MMIC technology. Thanks to these promising advantages,
the proposed PA can become a promising candidate for using
in transceivers of the next-generation wireless communica-
tion systems.
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